This paper presents four novel interconnect based capacitors with 2 to 3 times the capacitance density of a conventional metal sandwich capacitor and with self-resonant frequencies above 20 GHz, suitable for low power RF applications. Unlike the conventional capacitor, the capacitance density of these structures increases with the scaling of the technology. The structures have been fabricated in both 0.25 Fm and 0.18 ym CMOS technologies, measured and an equivalent circuit presented.
INTRODUCTION
The motivation for designing RF/analog circuits in digital CMOS is the development of a single chip solution for wireless applications in digital CMOS technologies to reduce power consumption, size and cost. Various transceiver blocks have already been demonstrated in digital submicron CMOS at frequencies in the range of 1-5 GHz [l-51. Based on the technical specifications for the available communication bands, we can identify Bluetooth (2.4 GHz) and HiperLAN (5.2 GHz) standards as excellent candidates for RF CMOS single chip radio designs.
Along with active circuits, there is also a push towards integrating high quality passives onto the chip thereby reducing the discrete component count and also avoiding power loss associated with going off-chip. On-chip inductors with high quality factors and fractal capacitors to obtain higher capacitance densities have also been proposed [6-71. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. The low capacitance density of the standard metal sandwich capacitor in digital CMOS results in large chip area consumed by capacitors required in RF/Analog CMOS. By shrinking CMOS technologies, we can achieve higher fT and fMAx values. However, the metal sandwich capacitors do not scale with this shrink as the dielectric thickness is not scaled. Gate oxide based MOS capacitors can provide higher capacitance densities but are nonlinear and voltage dependent. Moreover, their oxides are susceptible to breakdown under large voltage swings encountered in power amplifier designs. Linear and high density capacitors are also required in low power design. As an example, Direct conversion architectures with AC coupling are used to achieve low power consumption [8 1.
In this work, we present four novel interconnect based capacitance structures, using an optimal combination of fringe, cross-over and metal-metal capacitances. These capacitors have the added advantage of being scalable with "technology shrinks". We will also show that substrate shields do not influence the capacitance density, and that higher Q factors can be obtained.
STRUCTURAL DESIGN
In this section, we describe the design of the proposed capacitance structures along with the standard capacitor assuming five metallization layers. Top and side view diagrams in some cases and perspective views in other cases are used for clarity. In all the figures, the grey and black colors indicate the two nodes of the capacitors.
Metal-Sandwich Capacitor
The conventional capacitor is a multi-plate parallel plate capacitor with altemate plates connected to the same node as shown in 
Pillar Capacitor
In the pillar structure, isolated metal pillar columns connected by vias are created with metal levels 2, 3 and 4. These columns are placed at minimum allowed spacings from each other and connected in the pattern shown in a perspective view in Fig.2 to either a large Metal 5 sheet forming one node (A) or Metal 1 sheet forming the other node (B). The pattern is based on surrounding each pillar connected to node A with four pillars all connected to thc node B and maximize the pcriphery for a givcn area. 
Pillar Stripe Capacitor
In another variation of the pillar structure (Fig.3) , instead of using one large plate for the top and bottom metals, we use metal stripes along each column to utilize cross-over capacitance in the top and bottom plates and minimize parasitic substrate capacitance. In this way, we also increase the periphery to area ratio in Metal 1. However, the unit pillar section can only consist of Metals 2 and 3. Mctals 1 and 4 will be used for the striping as the minimum dimension requirement of Metal 5 is higher than the other metals. 
Ring Capacitor
In the ring capacitor (Fig. 4) , concentric rectangular rings formed using Metals 1-4 are formed at minimum allowed distance apart. 
Horseshoe Capacitor

MEASUREMENTS
The capacitor chip design which includes de-embedding structures to eliminate the effect of the measurement pads can be tested either as a full 2-port or as a 1-port directly across the capacitors. One chip was fabricated in a 5-level metal, 0.25pm digital CMOS technology developed at the Philips Semiconductors MOS4YOU facility in Nijmegen. The other chip was fabricated in a 5-level metal 0.18pm digital CMOS technology of the same foundry. Here we tested the effects of shielding on an IMS structure along with the effect of scaling.
Low frequency capacitance values measured with a Boonton C-V meter have been used in extracting an RF equivalent circuit for these capacitors to be used in future RF CMOS circuit designs.
The difference between measured and extracted capacitance values is attributed to the fact that the process parameters used by the Cadence tool to extract the fringe and cross-over capacitance are not accurate and should be modified. The data in Tables 1 and 2 confirms that these novel structures scale with technology and give increased capacitance (increase of 60% going from 0.25 pm to 0.18 pm CMOS technology). The increased capacitance density with scaling is due to narrower interconnect widths and reduced spacing between interconnects for minimum design rules. Single port S-parameter measurements undertaken on the capacitance structures using an HP 8719ES VNA along with air-coplanar Signal-Ground probes from Cascade
Sandwich IMS Horseshoe
Microtech indicate that the self-resonance of these structures is Pstripe I 0.69 higher than our measurement range (10 GHz) and thus are viable for Bluetooth and HiPerLAN applications. The IMS structure of Fig. 7 has been modified to add a metal 1 shield beneath the structure. Metals 2-5 have been used to realize the capacitance. The results in Table 3 show that the capacitance density is not affected. For the shielded versions, a slightly higher Q is obtained, due to reduced series losses towards the substrate. However, the resonance frequency will drop due to higher parasitic capacitance; the distance from capacitor to shield is smaller than to the substrate. Shielding can be used to reduce the effects of substrate noise on the components. The experiment on shielding was carried out on high resistivity (7 Ohm-cm) substrates, while the remaining experiments have been done on low resistivity (0.01 Ohm-cm) CMOS substrates.
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CIRCUIT MODELING
We have used the HP Advanced Design system in order to optimize our equivalent circuit representations for all the capacitor structures. The RF signature of the measurement pads have been accounted for and de-embedded from the measurements to focus on the actual structures.
r-Rrub 
IMS without shield
Moreover, each node of the capacitor has a parasitic capacitance to the substrate (C, and Cy respectively) in series with a substrate resistance (Rsub). The above parameters were optimized with the simulator for each of the structures and the results have been summarized along with the resonant frequencies (w,) and Qfactors in Table 4 . A very good fit is achieved between measured and modeled S11 values within our frequency range of interest (for Bluetooth and HiPerLAN) as seen in Fig. 9 for one particular structure. 
CONCLUSIONS
We have presented four novel interconnect based capacitance structures along with their equivalent circuit models, suitable for low power RF applications. Compared to the conventional sandwich capacitor structure, these capacitors provide capacitance densities more than double in 0.25 pm and triple in 0.18 pm CMOS. Their achievable capacitance density increases with scaling of the technology.
